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Raman spectroscopyTime to digital converter (TDC) is a key block for time-gated single photon avalanche diode
(SPAD) arrays for Raman spectroscopy that applicable in the agricultural products and food
analysis. In this paper a new dual slope time to digital converter that employs the time to
voltage conversion and integrating techniques for digitizing the time interval input signals
is presented. The reference clock frequency of the TDC is 100 MHz and the input range is
theoretically unlimited. The proposed converter features high accuracy, very small average
error and high linear range. Also this converter has some advantages such as low circuit
complexity, low power consumption and low sensitive to the temperature, power supply
and process changes (PVT) compared with the time to digital converters that used preced-
ing conversion techniques. The proposed converter uses an indirect time to digital conver-
sion method. Therefore, our converter has the appropriate linearity without extra
elements. In order to evaluate the proposed idea, an integrating time to digital converter
is designed in 0.18 lm CMOS technology and was simulated by Hspice. Comparison of
the theoretical and simulation results confirms the proposed TDC operation; therefore,
the proposed converter is very convenient for applications which have average speed
and low variations in the signal amplitude such as biomedical signals.
 2014 China Agricultural University. Production and hosting by Elsevier B.V. All rights
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cations in industries such as on-chip time signal measure-
ment, biochemical sensor readout and frequency synthesis
circuits [1–3], All digital phase locked loops (ADPLL) [4,5], laser
range finders [3], digital storage oscilloscopes, capacitive sen-
sor readouts [6] and Raman spectroscopy of the agricultural
products and food analysis [7–9]. In the latest case, by employ-
ing TDC for time-gating control of SPAD arrays in the Raman
spectroscopy intensive short laser pulses will be used to illu-
minate the sample instead of CW radiation, so it is possible
to suppress the fluorescence background to a great extent.
By recording the sample response for only the period in the
measurement, most of the fluorescence is blocked out from
the recorded spectrum in food and agricultural product analy-
sis and inspection [7–9]. Raman spectroscopy achieves high
precision in frequency and increased S/N ratio due to multi-
plex measurement. Currently, many different structures of
time to digital converters is proposed by researchers, each
useful for a particular application. In general, the time to dig-
ital converters can be divided by researchers into two parts,
direct and indirect time to digital conversion schemes [10].
The time to digital converters with direct conversion use the
delay lines tomeasure the time interval between input signals
(i.e. Start and Stop). Themain disadvantages of these convert-
ers are complex circuit structures and hence high power con-
sumption, high sensitivity to variations in the process
parameters, supply voltage and temperature (PVT) [11]. When
a mismatch occurs between these converters’ elements, non-
linear factors appear in their operation and equations. In gen-
eral, the dynamic range of these converters is limited by the
number of delay stages which leads to slow conversion rate
[12]. Usually, time to digital converters with indirect conver-
sion have a two steps process to conversion that contain time
to analog conversion stage and an analog to digital conversion
stage. These converters can be divided into two parts: the
ramp time to digital converters [13] and dual slope pulse
stretching time to digital converters [14,15]. The advantages
of these converters are high precision and less sensitivity to
PVT variations. Another advantage of the indirect conversion
schemes are simple circuit design, the small number of ele-
ments, small occupied area of the IC cheap and therefore
low power consumption compared with the direct conversion
techniques. Also, the indirect conversion techniques benefit
the proper dynamic range and linearity.
In this paper, a new 5-bits TDC is presented. The proposed
converter employs the time to voltage conversion and inte-
grating techniques to digitizing a time interval between input
signals. The proposed converter uses an indirect time todigital conversion method. Therefore, our converter has the
appropriate linearity without extra elements. The proposed
converter is useful for high accuracy and the average speed
applications such as biomedical signals. Since in these sig-
nals, the difference between two successive samples is much
smaller than the full-scale voltage. Also, the amplitude volt-
age in the biomedical signals changes very slowly. In the pro-
posed converter, interpolation is performed based on the dual
slope conversion. The offset voltage and parasitic capacitors
errors are eliminated in the proposed converter. These errors
are occurred in the TDC that have the capacitors in parallel
with the comparators inputs and affect on the converter’s
accuracy and resolution. These problems exist in [11] and
[14] which use the interpolation technique for time to digital
conversion. The proposed converter topology is simple and its
linear range is high. The proposed converter is an indirect
TDC. Thus, the chip area and subsequently power consump-
tion are reduced relatively.
This paper organized as the following: the second section
presents the background of the integrating dual slope analog
to digital converter. In the third section, the block diagram
and the operation modes of the proposed converter is
described theoretically. The fourth section shows the results
of simulation by Hspice in the TSMC 0.18 lm CMOS Technol-
ogy. Fifth, the results of the two previous sections are com-
pared with each other.
2. Basic principles
In general, the analog to digital converters is divided to two
main parts, single-slope and dual-slope conversion. Initially,
time gating principle of the proposed Raman spectrometer
is presented. Then, integrating dual-slope analog to digital
converter is described briefly. Because, the proposed time to
digital converter operate based on the dual-slope structure.
2.1. Time-gated SPAD arrays for Raman spectroscopy
Raman spectroscopy is based on inelastic scattering, or
Raman scattering, of monochromatic light, usually from a
CW (continuous wave) laser in the visible, near infrared or
near ultraviolet range [17]. Unfortunately, the Raman spec-
trum is masked in most otherwise potential cases by a strong
fluorescence background. This is due to the fact that the prob-
ability of Raman scattering is much lower than that of fluores-
cence. As a result, in spite of the obvious advantages of
Raman spectroscopy, this strong fluorescence background
has so far restricted its use in most potential applications in
Fig. 1 – Block diagram and time gating principle of the
Raman spectrometer [17].
Fig. 3 – The theoretical waveforms of dual-slope analog to
digital converter [16].
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to suppress the fluorescence background to a great extent, if
intensive short laser pulses are used to illuminate the sample
instead of CW radiation, and by recording the sample
response only during these short pulses. The suppression is
due to the fact that Raman scattering is introduced immedi-
ately after the collision between the photons and the sample
material, unlike fluorescence, which is emitted after a delay
characteristic to the sample. Thus, by ‘‘time-gating’’ the mea-
surement for only the period of the laser pulse, most of the
fluorescence is blocked out from the recorded spectrum.
The block diagram of the pulsed Raman spectrometer and
the principle of fluorescence suppression are shown in
Fig. 1. The material to be measured is excited by means of a
pulsed laser, emitting short pulses [17].
2.2. Dual-slope analog to digital converter
The block diagram and the theoretical waveforms of the dual-
slope analog to digital converter are shown in the Figs. 2 and
3, respectively [16]. In this converter, the input voltage, Vin, is
compared with the reference voltage, Vref. The accuracy of the
converter is dependent to only the integrator time constant,Fig. 2 – The block diagram of dual-sloR1C1. The dual-slope ADC is performed in two phases. In
phase 1, the integrator capacitor, C1, starts charging. Also,
the input switch, S1, is connected to the input voltage, Vin.
Since, the input voltage, Vin is a variable voltage thus, the
integrator output is variable and with the positive slope. The
period of phase 1 is constant (i.e. T1), and equal to the period
that counter count from 00. . .0 to 11. . .1 once in thermal code.
Phase 2 is the discharging phase. This phase starts when the
S1 is connected to reference voltage, Vref. This phase ends
when C1 is discharged and therefore the comparator output
becomes high. So, the period of the phase 2 is variable and
the slope of the integrator output is constant.3. Proposed integrating time to digital
converter
This section investigates the performance of the proposed
converter in different modes of operation. The block diagram
and the theoretical waveforms of the proposed converter are
shown in the Figs. 4 and 5, respectively. The proposed con-
verter contains a time to voltage conversion circuit, an inte-
grator, a comparator, two counters and a digital adder. This
converter has three difference operation modes.pe analog to digital converter [16].
Fig. 4 – The block diagram of proposed time to digital converter.
Fig. 5 – The theoretical waveforms of proposed time to
digital converter.
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In the proposed converter, mode 1 is the reset mode. In this
mode, both input signals (i.e. Start and Stop) are low. S1 is
turned on. Therefore, the integrating capacitor, Cint, is
discharged and the integrator output, Vout1, is zero. Also, thecomparator output, Vout2, becomes one and both counters
are reset. During this mode, other switches are off. In the
end of this mode, the converter is prepared to the operation
phase.
3.2. Mode 2
Mode 2 starts when the input signal, Start, becomes high
while other input signal, Stop, is low. Thus, the period of
mode 2 is the time interval between the rising edges of
the input signals (i.e. Start and Stop) and equal to Tint. In
this mode, S2 is turned on and S3 is connected to Vref while
S1 is turned off. Therefore, the counter 1 is enabled by Start
signal and starts counting with the reference clock fre-
quency, fclk. Counter 2 is enabled by Stop signal. Thus, coun-
ter 2 is inactive in this mode. At the start of mode 2,
integrator capacitor voltage (i.e. Vint) is zero. During this
mode, Vint increases inversely. Therefore, the comparator
output is low and the proposed converter digital output
(i.e. Dout) is equal to counter 1 output (i.e. Dout1). In this
mode, the converter operation is divided to two parts that
performed simultaneously: time to voltage conversion part
and integrating part.
3.2.1. Time to voltage conversion part
Time to voltage conversion part contains a charge pump cir-
cuit and a charging and discharging capacitor. In the charge
pump circuit, the input capacitor, Cn, is charged by the cur-
rent mirror source (transistors M1 and M2) and constant cur-
rent source (i.e. Iref), when S2 is turned on and S3 is
connected to the reference voltage, Vref. The charge pump
circuit converts time interval between the rising edges of
the input signals to capacitor voltage. Therefore, in the
end of this mode, Cn is charged to Vn. The polarity of Vn is
shown in the Fig. 4. Vn is proportional to the time interval
between input signals (i.e. Tint) lineally. So, the Vn is
obtained as:
Vn ¼ Iref  TintCn ð1Þ
Fig. 6 – The input signal, Start, waveform of the simulated proposed converter.
Fig. 9 – The integrator output voltage, Vout1, of the simulated proposed converter.
Fig. 8 – The input capacitor voltage, Vn, of the simulated proposed converter.
Fig. 7 – The input signal, Stop, waveform of the simulated proposed converter.
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Fig. 10 – The comparator output waveform, Vout2 of the simulated proposed converter.
Fig. 11 – The counter 1 output waveform, Dout1, of the simulated proposed converter.
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In the integrating part, the reference voltage, Vref, is con-
nected to the integrator input by S3. The integrator output,
Vout1, is a ramp voltage with a negative slope. Because, Vref
is a positive voltage. Also, Vout1 is proportional to Tint and s.
Thus:
Vout1 ¼  1Rint  Cint
Z Tint
0
Vrefdt ¼ Vref  Tints ð2Þ
where s is the integrator time constant and equal to
s ¼ Rint  Cint.
In the mode 2, the comparator output, Vout2 is low. For
proper operation, time to voltage conversion part and integra-
tor part should perform simultaneously.
3.3. Mode3
Mode 3 starts when the Stop signal becomes high while Start
signal is high still. Therefore, the counter 2 is enabled and
count with the reference frequency, fclk. In this mode S3 is
connected to the input capacitor, Cn, and Vn is connected to
the integrator input. Thus, the integrator output is a ramp
voltage with positive slope. Because; the polarity of Vn is neg-
ative. The equations of this mode are: VrefTints þ 1s
R T2
0
IrefTint
Cn
dt ¼ 0 )
 VrefTints  IrefTints T2 ¼ 0
ð3Þ
T2 ¼ Vref  CnIref ð4Þ
where T2 is the period of time when the integrator capacitor,
Cint, is discharged and its voltage becomes zero. According to
the (3) and (4), T2 is independent of the time interval between
the input signals, Tint, and is proportional to Vref, Iref and Cn
linearly. Mode 3 ends when the Vout1 becomes zero. Therefore,
the comparator output is high and counter 1 and 2 are reset
and counting are stopped. As a result, the counter 1 counts
the time interval T ¼ Tint þ T2 and the counter 2 counts the
time interval T2, both with the reference frequency, fclk. The
time to digital converter should measure the time interval
between the input signals, Tint. Thus in the counter 1 output,
the produced digital code has a offset. This offset is equal to
the counted digital code in during T2. The offset is eliminated
when produced digital codes of counter 1 and 2 are entered to
a digital adder. Therefore, the proposed converter digital out-
put (i.e. Dout) is the digital code for Tint. According to the (1) to
(4), the following equations are obtained:
Vin
Vref
¼
IrefTint
Cn
IrefT2
Cn
¼ Tint
T2
) Tint ¼ VinVref  T2 ð5Þ
Tint ¼ T2  Bout ð6Þ
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1 þ b2  22 þ :::þ bn1  2n1 þ bn  2n ð7Þ
where Bout is the ratio between input voltage and reference
voltage. b1, b2, . . ., bn are the binary factors.4. Simulation results
This section investigates the simulation results of the pro-
posed time to digital converter that simulated by Hspice in
TSMC 0.18 lm technology. The simulated converter is a 5-bits
time to digital converter. For the proposed simulated con-
verter, Iref is 100 lA. With a 100-MHz reference clock, Cint
and Cn are 3 pF and 10 pF, respectively. Also, Rint is 100 KO
and VDD is 1.8 V. Figs. 6 and 7 show the input signals (i.e. Start
and Stop), respectively. The time interval between the input
signals, Tint, is selected 400 nS. Figs. 8 and 9 show the Vn
and Vout1 waveforms respectively. In the Fig. 10, the ramp
voltage with negative slope is related to the integrating from
Vref and the ramp voltage with the positive slope is related
to the integrating from Vn. The simulated results of the pro-
posed time to digital converter confirm the (1) to (5) equations
and the theoretical waveforms in the Fig. 4. Fig. 10 shows the
comparator output waveform (i.e. Vout2) of the simulated pro-
posed converter. Vout2 is low, when the integrator output (i.e.
Vout1) is a negative voltage in mode 2 and 3. In the end of
mode 3, Vout2 is high, because the comparator positive input
(or the integrator output (i.e. Vout1)) is a positive voltage.
Fig. 11 shows the counter 1 outputs, Dout1 that is 5 bits. b1 is
LSB and b5 is MSB. The power consumption of the simulated
proposed converter is 185.9 lW. According to the selected ele-
ment and Tint for the simulated proposed converter, the (5) to
(7) equations confirm the Dout1 and Dout2.5. Conclusion
We have designed a CMOS TDC for low-cost high accuracy
devices. The proposed time to digital converter employs the
time to voltage conversion and integrating techniques. The
advantages of the proposed converter are the appropriate lin-
ear rang without extra elements, high accuracy, eliminating
the offset voltage and parasitic capacitors error in the com-
parators output, low sensitive to the temperature, power sup-
ply and process changes (PVT), simple circuit design and
therefore low power consumption. The proposed integrated
time to digital converter is simulated by Hspice in TSMC
0.18 lm technology. Comparison of the theoretical and simu-
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